

chipsID Product Analysis Test Report Rev. ACustomer Name:XXXXXXXPurchase Order:Sample Test ReportInspection Date:

CHIPSID PRODUCT ANALYSIS TEST REPORT

SCOPE

chipsID employs the SAE AS6171 Revision A standard as a framework for conducting counterfeit mitigation inspections. However, it is important to note that chipsID does not strictly adhere to this standard as a mandatory requirement for inspections. Instead, the inspection test plan is tailored selectively according to each customer's specific requirements. chipsID's counterfeit inspection services presently focus exclusively on active complex and active simple components due to their heightened susceptibility to counterfeiting, as they are frequently targeted commodities.

REQUIREMENT

chipsID places significant importance on the quality of its inspection reports. To ensure accurate and high-level confident comparisons, it is mandatory for all customers to provide a golden sample reference for inspection purposes. If a golden sample is already available in chipsID's database or has been previously provided, it will be utilized for comparison. chipsID will not proceed with the inspection unless a golden sample reference is available. The suspected counterfeit detection sequence has been established based on inspection and testing of parts by selecting the least costly inspections that are most effective, and easiest to perform first, and then to build upon results of previous testing in accordance with the sequence to build confidence in the results. All test data and test reports supplied to the Requester shall be retained by chipsID for a minimum of 5 years, or longer if specified by agreement with the Requester, in a manner to protect against damage from fire, flood, and other environmental hazards.

<u>Note:</u> In this test report, the term "golden sample" refers to a Known Good Device (KGD) obtained either directly from the Original Component Manufacturer (OCM) or from the authorized distribution channel, accompanied by Chain of Custody documents to ensure traceability.



Customer Name:	XXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	

Disclaimer

chipsID is dedicated to ensuring the highest standard of product testing in the industry and extend every effort to report reliable data and an accurate interpretation. By utilizing our services, you acknowledge and agree that chipsID shall not be held liable for any direct, indirect, incidental, special, consequential, or exemplary damages, including but not limited to, damages for loss of profits, goodwill, use, data, or other intangible losses resulting from the use or inability to use our services, the cost of procurement of substitute goods and services resulting from any goods, data, information, or services purchased or obtained or messages received or transactions entered into through or from our services, unauthorized access to or alteration of your transmissions or data, statements or conduct of any third party on our services, any other matter relating to our services. In no event shall chipsID be liable for any damages whatsoever arising out of or in connection with the use or performance of our services.

Customer Contact Info:	XXXXXXXX
PO Quantity:	2

Part Information			
Part Number:	MD2001FX	Customer Internal P/N	NA
Manufacturer:	ST MICROELECTRONICS	MSL	1
Description:	TRANS NPN 700V 12A ISOWATT-218FX	Lifecycle	ACTIVE
Complexity per AS6171A	□Active Complex ⊠Active Simple		

Lot Information								
Samples	Lot Code	Date Code	COO	RoHS	Lead Finish	Qty.	Acceptable	Suspect
								Counterfeit
Reference/Golden Sample:	NA from	NA from	South	RoHS3	Matte Tin	1		
(Available on chipsID.com)	Customer	Customer	Korea	Compliant	(Sn)			
Sample 1:	Unknown	Unknown	Morocco	Unknown	Matte Tin	1		\boxtimes
					(Sn) from test.			
Sample 2:	NA	NA	NA	NA	NA	NA		
Sample 3:	NA	NA	NA	NA	NA	NA		



Customer Name:XXXXXXXXPurchase Order:Sample Test ReportInspection Date:

Inspection App	roval		
Prepared By:		Job Title:	Staff Component/Reliability Engineer
Signature:		Signed Date:	
Approved By:	$\times\!\!\times\!\!\times\!\!\times\!\!\times$	Job Title:	Sr. Principal Component Quality Engineer
Signature:		Signed Date:	

Inspection Test Plan					
AS6171 Inspection Slash Sheet (See DEFINITIONS Section for details)	Completed	Not Completed	Not Applicable	Qty.	Engineering Notes
PCN Notification	\boxtimes			NA	No PCNs found regarding site assembly or die change for P/N MD2001FX from ST Micro.
Packaging and Documentation	\boxtimes			2	Packaging is secure with sufficient bubble wraps and proper ESD pink poly bag for the devices.
AS6171/2 – External Visual Part Dimensions Solvent Remarking Solvent Resurfacing	\boxtimes			2	Inconsistency in dimensions due to different external package construction.
AS6171/3 – XRF	\boxtimes			2	Consistent with golden sample.
AS6171/4 – Decapsulation	\boxtimes			2	Inconsistent against golden sample using detailed visual comparison
AS6171/5 – X-ray	\boxtimes			2	Inconsistent against golden sample.
AS6171/6 – Acoustic Microscopy			\boxtimes	NA	



chipsID Product Analysis Test Report Rev. ACustomer Name:XXXXXXXXPurchase Order:Sample Test ReportInspection Date:

Inspection Test Plan				
AS6171/7 – Electrical Test	\boxtimes		2	Inconsistent against golden sample using Tektronix Curve Tracer 370A
AS6171/8 – Raman Spectroscopy		\boxtimes	NA	
AS6171/9 – FTIR Spectroscopy		\boxtimes	NA	
AS6171/10 – Thermogravimetric		\boxtimes	NA	
AS6171/11 – Design Recovery		\boxtimes	NA	


Note: While AS6171 Inspection Slash Sheets are numbered sequentially, the testing conducted progresses from non-destructive to destructive methods.



Customer Name:	XXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	

Inspection Summary

The device under test (DUT), NPN transistor from ST Microelectronics, provided by XXXXXXX deemed to be a suspect counterfeit device due to multiple inconsistencies. Starting with past PCNs, ST Microelectronics never produces this part in Morocco as indicated on the top marking of the DUT. The only Country of Origin (COO) is South Korea as shown on the website. The overall package of the DUT showed many discrepancies from the physical construction to variation in dimensions.



The following pages are photos of the part detection test methods for the selected AS6171 Slash Sheet Test Plan by the customer.

P/N MD2001FX

www.chipsID.com - Confidential Information




Customer Name:	XXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	



P/N MD2001FX

www.chipsID.com – Confidential Information





Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	

COMPONENT ENGINEER COMMENTS

chanical data	L	
mm.		
Тур	Max.	
	5.70	
	3.20	
	3.50	
	2.20	
	1.10	
	0.95	
	2.20	
	11.50	
5.45		
	15.70	
	10.20	
	23.20	
	26.70	
	44.40	
	4.70	
	24.70	
	15	
	2.20	
	4.20	
	3.80	

- Top view of the DUT shows significant differences with regards to part markings and overall body construction from the golden sample.

- Inconsistent font type and text alignment between the two devices.

- Inconsistent surface texture between the two devices.


- Upon finding 3 inconsistent measurements of the DUT per datasheet for Dim R, L6, L7.




AS6171/2 EXTERNA	AL VISUAL INSPECTION (EVI)		
TEST METHOD	REFERENCE / GOLDEN SAMPLE	DEVICE UNDER TEST (DUT #1)	COMPONENT ENGINEER COMMENTS
OPTICAL BOTTOM VIEW			- Leads formation of the DUT is inconsistent with the golden sample.
Equipment Used: Keyence VHX-7000 Digital Microscope			- Coating of the leads of the DUT has a shinier look rather than matte finished appearance from the golden sample.
			- Molding compound of the bottom view shows different injection molding gate locations from the golden sample (and datasheet).
OPTICAL LEADS			- The tips of the leads have inconsistent formation than the golden sample.
Equipment Used: Keyence VHX-7000 Digital Microscope			- Traces of copper shown at the tips for the DUT device but not as clarity and evident as the golden sample

Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	





Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	








Customer Name:	XXXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	




	L VISUAL INSPECTION (EVI)	
TEST METHOD	REFERENCE / GOLDEN SAMPLE	DEVICE UNDER TEST (DUT #1)
RESURFACING		
DYNASOLVE 750		

Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	








P/N MD2001FX


chipsID Product Analysis Test Report Rev. A

Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	



Page 12 of 21






Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	




AS6171/7 ELECTRI TEST METHOD	CAL TEST REFERENCE / GOLDEN SAMPLE		DEN	ICE UNDER TEST	(DUT #1)					COMPONENT ENGINEER COMMENTS
ELECTRICAL RATINGS FROM DATASHEET		(T _{case} = 25°	C unless otherwise spe	ecified)						
I(CES) Collector Cut-off		Table 4.	Electrical characteri	stics						
Current (VBE = 0)		Symbol	Parameter	Test con	ditions	Min.	Тур.	Max.	Unit]
		I _{CES}	Collector cut-off current (V _{BE} =0)	V _{CE} = 1500V V _{CE} = 1500V;	T _C = 125°C			0.2 2	mA mA	
CURVE TRACE										

Customer Name:	XXXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	








Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	


Page 15 of 21





Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	






	chipsID	Product	Analysis	Test Re	port Rev. A
--	---------	---------	----------	---------	-------------

Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	





chipsID H	Product	Analysi	s Test	Report	Rev. A

Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	



Customer Name:	XXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	

AS6171A DEFINITIONS	
PART, ACTIVE, COMPLEX	An active device that contains multiple semiconductor junctions. Note: Examples include microcircuits such as microprocessors and memory devices.
PART, ACTIVE, SIMPLE	An active device that contains no more than a few semiconductor junctions. Note: Examples include diodes, transistors, and other discrete semiconductor devices.
AS6171/2 External Visual Inspection (EVI)	The EVI Inspection consists of a general inspection of the whole lot and a detailed Inspection of a selected sample of the lot. In the general EVI inspection, the complete lot of devices that are
	supplied to the Test Laboratory is inspected for possible signs of counterfeiting, including alterations of part marking, or alterations of paperwork supplied with the devices. The devices are optically examined at a suitable magnification and with suitable lighting per the EVI inspection procedure of this standard. The magnification used is dependent on the feature size that is being inspected. The Test Lab verifies that the part date and lot codes marked on the parts fall within the proper range of dates of manufacture (if such information is available).
AS6171/3	A lead finish examination is performed on the sample devices that were examined for
X-ray Fluorescence {XRF) Spectroscopy	Remarking and Resurfacing, to verify that the Lead Finish/Solder Ball and Column composition matches the device specifications or datasheet.
AS6171/4	The primary purpose of DDPA is to verify that the die attributes are consistent with the
Delid/Decapsulation Physical Analysis (DDPA)	known manufacturer of the device. Deviations from expected die attributes and internal construction may indicate a suspect counterfeit part.
AS6171/5	The purpose of radiological inspection is to inspect the internal and external attributes of a
Radiological (X-ray) Inspection	part in order to detect deliberate misrepresentation or damage, which could indicate a suspect counterfeit part.
AS6171/6	Acoustic Microscopy (AM) uses ultra-high frequency ultrasound to non-destructively find
Acoustic Microscopy	and characterize physical latent defects (visualization of interior features in a layer by layer

P/N MD2001FX Page 19 of 21	P/N MD2001FX	www.chipsID.com - Confidential Information	Page 19 of 21
----------------------------	--------------	--	---------------



of 21

Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	

AS6171A DEFINITIONS	
	process) - such as material continuity, sub-surface flaws, cracks, voids, delaminations and porosity. AM observed features and defects can be indicators that the components were improperly handled, stored, altered or previously used, which could indicate a suspect/counterfeit part.
AS6171/7 Electrical	Electrical testing, if performed to the published electrical specifications, will determine whether the part operates in accordance with the part specifications. If not, any deviation from specifications could indicate a suspect/counterfeit part. This test method covers DC Curve Trace, Full DC Tests, Key Electrical Parameters for AC, Switching, and Functional Tests, both at ambient temperatures and over the parts full operating temperature range. The type of electrical test will be determined by the Risk Tier Level and part type as defined in 3.4, Suspect Counterfeit Part Detection Sequence of AS6171 General Requirements.
AS6171/8 Raman Spectroscopy	Raman spectroscopy is sensitive to vibrations within molecules and is used for identification of materials. A Raman spectrum is often compared to a "fingerprint" in that, at least in theory, all unique materials produce unique spectra.
AS6171/9 Fourier Transform Infrared (FTIR) Spectroscopy	 Fourier Transform Infrared Spectroscopy is used to obtain infrared spectra of materials which are akin to "fingerprints" allowing for materials identification and verification. FTIR spectra are very similar to Raman spectra and interpretation is almost identical; a major exception being band intensities (strong bands in the infrared tend to be weak in the Raman and vice versa). Both Raman Spectroscopy and FTIR Spectroscopy are well-suited to detection of counterfeiting involving chemical or material modifications that are near a surface.
AS6171/10 Thermogravimetric Analysis (TGA)	Thermogravimetric Analysis (TGA) is a method in which the sample is exposed to a precisely controlled temperature environment while continuously monitoring weight change. The sample can be a liquid or a solid and weight change can be measured either during

P/N MD2001FX	www.chipsID.com – Confidential Information	Page 20 of



Customer Name:	XXXXXXXX
Purchase Order:	Sample Test Report
Inspection Date:	

AS6171A DEFINITIONS	
	controlled heating or while the sample is maintained at a constant temperature (isothermal period). Mass loss is equivalent to decomposition of constituents within the sample. Since decomposition occurs at unique temperatures, TGA can provide an indirect compositional analysis of the sample. This provides the ability to compare a DUT with an authentic part, or a materials specification, in order to make a compositional comparison of solid materials (e.g., plastic encapsulation from integrated circuits), or liquid materials (e.g., electrolyte saturated paper from within an electrolytic capacitor). TGA can also be used to analyze the composition of oils within a transformer or the volatilization of lubricants from a bearing. Additionally, it can be used to determine the moisture content of a polymer. This test method generally requires that a small portion of material be extracted and exposed to heat, which can be considered to be destructive. However, if an entire part is tested within its rated storage temperature range, the testing may be non-destructive.
AS6171/11 Design Recovery	Design Recovery is an in-depth, reverse engineering method to physically strip down a microcircuit or semiconductor device and recover design information. Depending on the test requirement this method can be very time consuming and requires a range of sample preparation, etch, metrology and imaging tools. If other test methods are being considered, depending on the requirements, those methods can be inserted into the Design Recovery procedure and carried out when appropriate. For example, if chemical analysis of the metallization used within an integrated circuit is required, EDS should be performed after the removal of the dielectric layer covering the metal layer and before the metal is removed. In the context of counterfeit detection this method could allow for the determination of whether the recovered design information of an IC matches the intended function or physical layout of an authentic part or matches the original design. This method can be applied to detecting tampered devices as well as unintentional changes in the IC's intended function from the physical layout of the circuit. This is a fundamentally destructive technique.